In reactive synthesis, the goal is to automatically generate an implementation from a specification of the reactive and non-terminating input/output behaviours of a system. Specifications are usually modelled as logical formulae or automata over infinite sequences of signals (ω-words), while implementations are represented as transducers. In the classical setting, the set of signals is assumed to be finite. In this paper, we consider data ω-words instead, i.e., words over an infinite alphabet. In this context, we study specifications and implementations respectively given as automata and transducers extended with a finite set of registers. We consider different instances, depending on whether the specification is nondeterministic, universal or deterministic, and depending on whether the number of registers of the implementation is given or not.
Introduction
Reactive synthesis is an active research domain whose goal is to design algorithmic methods able to automatically construct a reactive system from a specification of its admissible behaviours. Such systems are notoriously difficult to design correctly, and the main appealing idea of synthesis is to automatically generate systems correct by construction. Reactive systems are non-terminating systems which continuously interact with the environment in which they are executed, through input and output signals. At each time step, the system receives an input signal from a set In and produces an output signal from a set Out. An execution is then modelled as an infinite sequence alternating between input and output signals, i.e., an ω-word in (In.Out) ω . Classically, the sets In and Out are assumed to be finite and reactive systems are modelled as (sequential) transducers. Transducers are simple finite-state machines with transitions of type States × In → States × Out, which, at any state, can process any input signal and deterministically produce some output signal, while possibly moving, again deterministically, to a new state. A specification is then a language S ⊆ (In.Out) ω telling which are the acceptable behaviours of the system. It is also classically represented as an automaton, or as a logical formula then converted into an automaton. Some regular specifications may not be realisable by any transducer, and the realisability problem asks, given a regular specification S, whether there exists a transducer T whose behaviours satisfy S (are included in S). The synthesis problem asks to construct T if it exists.
A typical example of reactive system is that of a server granting requests from a finite set of clients C. Requests are represented as the set of input signals In = {(r, i) | i ∈ C} ∪ {idle} (client i requests the ressource) and grants by the set of output signals Out = {(g, i) | i ∈ C} ∪ {idle} (server grants client i's request). A typical constraint to be imposed on such a system is that every request is eventually granted, which can be represented by the LTL at most k registers. This setting is called bounded synthesis in [9] , which establishes that bounded synthesis is decidable in 2ExpTime for URA. We show that unfortunately, bounded synthesis is still undecidable for NRA specifications. To recover decidability for NRA, we disallow equality tests on the input data and add a syntactic requirement which entails that on any accepted word, each output data is the content of some register which has been assigned an input data occurring before. This defines a subclass of NRA that we call (input) test-free NRA (NRA tf ). NRA tf can express how output data can be obtained from input data (by copying, moving or duplicating them), although they do not have the whole power of register automata on the input nor the output side. Note that the specification S 0 given before is NRA tf -definable. We show that bounded synthesis is decidable for NRA tf , by reduction to the synthesis problem over a finite alphabet. This reduction is sufficiently generic to allow us to reprove the result of [9] , with a rather short proof based on standard results from the theory of register automata. Our results are summarised in Table 1 .
Related Work
As already mentioned, bounded synthesis of register transducers is considered in [9] where it is shown to be decidable for URA. We reprove this result in a shorter way. Our proof bears some similarities with that of [9] , but it seems that our formulation benefits more from the use of existing results. The technique is also more generic and we instantiate it to NRA tf . NRA tf correspond to the one-way, non-deterministic version of the expressive transducer model of [4] , which however does not consider the synthesis problem.
The synthesis problem over infinite alphabets is also considered in [5] , in which data represent identifiers and specifications (given as particular automata close to register automata) can depend on equality between identifiers. However, the class of implementations is very expressive: it allows for unbounded memory through a queue data structure. The synthesis problem is shown to be undecidable and a sound but incomplete algorithm is given.
Finally, classical reactive synthesis has strong connections with game theory on finite graphs. Some extension of games to infinite graphs whose vertices are valuations of variables in an infinite data domain have been considered in [6] . Such games are shown to be undecidable and some decidable restriction is proposed, which however does not seem to be applicable to our context. 
Data Words and Register Automata
For a (possibly infinite) set S, we denote by S ω the set of infinite words over this alphabet.
. . the prefix of u starting at the ith letter and [2] . . .
Data Words
Let Σ be a finite alphabet and D a countably infinite set, denoting, all over this paper, a set of elements called data. We also distinguish an (arbitrary) data value d 0 ∈ D.
C V I T 2 0 1 6

23:4 Synthesis of Data Word Transducers
Given a set R, we let τ R 0 the constant function defined by τ R 0 (r) = d 0 for all r ∈ R. A labelled data (or l-data for short) is a pair x = (σ, d) ∈ Σ × D, where σ is the label and d the data. We define the projections lab(x) = σ and dt(x) = d. A data word over Σ and D is an infinite sequence of labelled data, i.e. a word w ∈ (Σ × D) ω . We extend the projections lab and dt to data words naturally, i.e. lab(w) ∈ Σ ω and dt(w) ∈ D ω . We denote the set of data words over Σ and D by DW(Σ, D) (DW when clear from the context). A data word language is a subset L ⊆ DW(Σ, D). Note that in this paper, data words are infinite, otherwise they are called finite data words, and we denote by DW f (Σ, D) the set of finite data words.
Register Automata Register automata are automata recognising data word languages. They were first introduced in [8] as finite-memory automata. Here, we define them in a spirit close to [15] , but over infinite words 1 .
A register automaton (RA) is a tuple A = (Σ, D, Q, q 0 , F, δ, R), where:
Σ is a finite alphabet of labels, D is an infinite alphabet of data Q is a finite set of states, q 0 ∈ Q is the initial state and F ⊆ Q is the set of final states R is a finite set of registers. We denote Tst R = 2 R and
A transition (q, σ, tst, asgn, q ) is also written q σ,tst,asgn
We may omit A in the latter notation. Intuitively such transition means that on input (σ, d) in state q the automaton: 1. checks that tst is exactly the set of registers containing d: for all r ∈ tst, d is the current content of register r and for all r / ∈ tst, d is not in register r 2. assigns d to all the registers in asgn (asgn might be empty) 3. transitions to state q .
A is said to be deterministic (resp. complete) when, given any state, any label and any possible test, at most (resp. at least) one transition can be taken: ∀q ∈ Q, ∀σ ∈ Σ, ∀tst ∈ Tst R , ∃ ≤1 asgn ∈ Asgn, ∃ ≤1 q ∈ Q such that q σ,tst,asgn
Since tests are mutually exclusive, this syntactically ensures that for any state and in any register configuration, the transition to take is determined by the input l-data (respectively that a transition can always be taken, regardless the input l-data). The class of deterministic register automata will be denoted DRA. Without loss of generality, and unless stated otherwise, all automata are assumed to be complete.
Configurations and Runs
. We extend this notation to configurations as follows: if
We also write next(γ, t, σ, d) to denote the successor of (q, τ ) by transition t when (q, τ ) enables t on input (σ, d). The initial configuration is (q 0 , τ Languages Defined by RA Given a run ρ, we denote by inf(ρ) the set of states that occur infinitely often in ρ. We consider two dual acceptance conditions for RA: non-deterministic Büchi (NB) and universal co-Büchi (UC). Given a RA A, depending on the acceptance condition, it recognises L N B (A) = {w | there exists a run ρ on w such that inf(
We denote by NRA (resp. URA) the class of register automata interpreted with a non-deterministic Büchi (resp. universal co-Büchi) acceptance condition, and given A ∈ NRA (resp. A ∈ URA), we write L(A) instead of L N B (A) (resp. L U C (A)). We also denote by DRA the class of deterministic Büchi register automata.
3
Synthesis of Register Transducers
Specifications, Implementations and the Realisability Problem Let Σ i and Σ o be two finite alphabets of labels, and D a countable set of data. A relational data word is an element
Such a word is called relational as it defines a pair of data
when clear from the context) the set of relational data words. A specification is a language
We say that I realises S when L(I) ⊆ S, and that S is realisable if there exists an implementation realising it. The realisability problem consists, given a (finite representation of a) specification S, in checking whether S is realisable. In general, we parameterise this problem by classes of specifications S and of implementations I, defining the (S, I)-realisability problem, denoted REAL(S, I). Given a specification S ∈ S, it asks whether S is realisable by some implementation I ∈ I. We now introduce the classes S and I we consider.
Specification Register Automata
In this paper, we consider specifications defined from register automata alternately reading input and output l-data. We assume that the set of states is partitioned into Q i (called input states, reading only labels in Σ i ) and Q o (called output states, reading only labels in Σ o ), where q 0 ∈ Q i and F ⊆ Q i , and such that the transition relation δ alternates between these two sets, with the restriction that no assignment can be performed on the output data, ie δ ⊆ (
Indeed, if at least one register is tested for equality on the output (tst o = ∅), then the output data is actually equal to an input data, so storing it again will not add any information to the run. On the other hand, if tst = ∅, it means that the output data is fresh w.r.t to the registers. If used later on in some equality test on the input, it amounts to requiring the implementation to guess some future input, which is not doable for register transducers (cf infra). It could also be used to test later outputs, but this does not provide a significant increase in expressivity (the implementation device cannot store its output) while inducing unnecessary technical complications. Such restriction is implicit in [9] . We
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Register Transducers As Implementations
We consider implementations represented as transducers processing data words. A register transducer is a tuple
where Q is a finite set of states with initial state q 0 , R is a finite set of registers, and
When processing an l-data (σ i , d), T compares d with the content of some of its registers, and depending on the result, moves to another state, stores d in some registers, and outputs some label in Σ o along with the content of some register r ∈ R.
Let us formally define the semantics of a register transducer T , as an implementation I T . First, for a finite input data word w = (σ
* , we denote by (q i , τ i ) the ith configuration reached by T on w, where (q 0 , τ 0 ) is initial and for all 0 < i < n, (q i , τ i ) is the unique configuration such that there exists a transition δ(
Note that if T is interpreted as a DRA with exactly one transition per output state and whose states are all accepting, then L(I T ) is indeed the language of such register automaton. We denote by RT[k] the class of implementations defined by register transducers with at most k registers, and by RT = k≥0 RT[k] the class of implementations defined by register transducers.
Synthesis from Data-Free Specifications
If in the latter definitions of the problem, one considers specifications defined by RA with no registers, and implementations defined by RT with no registers, then the data in data-words can be ignored and we are in the classical reactive synthesis setting, for which important results are known: Theorem 1. [7] Given a (data-free) specification S defined by some (register-free) universal co-Büchi automaton or non-deterministic Büchi automaton, the realisability problem of S by (register-free) transducers is ExpTime-c.
Unbounded Synthesis
In this section, we consider the unbounded synthesis problem REAL(RA, RT). Thus, we do not fix a priori the number of registers of the implementation. Let us first consider the case of NRA and URA, which are, in our setting, the most natural devices to express data word specifications. Unfortunately, the two corresponding problems happen to be undecidable:
Proof. We reduce the problem from the universality of NRA over finite words, which is undecidable [11] . Let A be a (finite data-word) NRA.
S is definable by a NRA running over relational data words, because each component is and NRA are closed under union. Emulating the identity over some NRA-definable domain is easy, so S 2 and T are NRA-definable. To recognise the interversion of u's first two letters in S 1 , use a 2-register DRA which, upon reading u [1] , stores it in memory (label in the state, data in one register), then stores u [2] from the output, checks that it is indeed the next input, and checks that u [1] is output right after. Now, if A is universal, ie L(A) = DW f , then the identity id DW over DW realises S, since then id DW ⊆ S and is of total domain. Conversely, if L(A) DW f , assume by contradiction that S is realisable by a register transducer I. Let w ∈ DW f \L(A). On input w#u, for any u ∈ DW, we must have I(w#u) = w#u [2] u [1] u [3: ]; but this implies guessing the second letter of u while having only read the first one, which is not doable by any transducer.
Actually, we can observe that such undecidability proof extends to REAL(NRA, RT [1] ), and thus for all REAL(NRA, RT[k]), k ≥ 1. Indeed, A is universal iff S is realisable by the identity over data words, which is implementable using a 1-register transducer:
Now, we can show that the unbounded synthesis problem is also undecidable for URA, answering a question left open in [9] .
Theorem 4. REAL(URA, RT) is undecidable.
Proof. We reduce the problem from the emptiness problem of URA over finite words, which is undecidable by a direct reduction to the universality problem of NRA, undecidable by [11] .
First, consider the relation
where coll(u) is equal to u except that successive occurrences of the same data have been "collapsed", the data lying between them deleted. For instance, coll((a, 1)(b, 2)(b, 3)(a, 2)(b, 4)) = (a, 1)(a, 2)(b, 4). S 1 is recognisable by a URA, as proven in [5] : an URA can check that every pair of successive letters in u appears between each #. Indeed, each run of the URA stores u[i]u[i + 1] for some i < |u| and checks that either u[i] repeats in the input, in which case the run dies out, or that after every #, seeing
, w ∈ DW and |dt(u)| ≤ k} is realisable by a k-register transducer: on reading u, store each distinct data in a register and its corresponding label in memory, and update the label when reading the same data. After the #, repeatedly produce coll(u). However, S 1 is not realisable: when u has only distinct data, coll(u) = u so an implementation must store lab(u) in memory, but the length of u is not bounded.
Then, let A be a URA over finite data words. Consider the specification
S has total domain, and is recognisable by a URA. Indeed, URA are closed under union, by the same product construction as for the intersection of NRA [8] , and each part is URA-recognisable: S 1 is, as described above, S 2 is by simulating A on the output to check w ∈ L(A) then looping over (a, d 0 ), and T simply checks a regular property.
Now, if L(A) = ∅, let w ∈ L(A), and k its number of distinct data. Then S is realisable by a k-register transducer computing u#(coll(u)#)
ω when the number of data in u is smaller than k, and, when it is bigger than k, by outputting u# w#(a, d 0 ) ω where w is a membershippreserving renaming of w using k distinct data of u (this can always be done thanks to the so-called "indistinguishability property" stated in [8] ). Conversely, if L(A) = ∅, then S is not realisable. If it were, S ∩ DW f #DW = S 1 would be too, as a regular domain restriction, but we have seen above that this is not the case. Thus, S is realisable iff L(A) = ∅.
However, we show that restricting to DRA allows to recover the decidability, modulo one additional assumption, namely that every output transition of the specification such that tst = ∅ (the output data is different from all register contents) leads to an absorbing non-accepting state. We denote by DRA ∅ this class of DRA. Such assumption rules out pathological, and to our opinion uninteresting and technical cases stemming from the asymmetry between the class of specifications and implementations. E.g., consider the singleregister DRA in Fig. 1a (finite labels are arbitrary and not depicted). It starts by reading one input data d and stores it in r, asks that the corresponding output data is different C V I T 2 0 1 6 23:8
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from the content d of r (with tst = ∅ depicted here =r), then accepts any output over any input (transitions are always takeable). It is not realisable because transducers necessarily output the content of some register (hence producing a data which already appeared). On the other hand, having tests tst = ∅ does not imply unrealisability, as shown by the DRA of Fig. 1b: it starts by reading one data d 1 , asks to copy it on the output, then reads another data d 2 , and requires that the output is either distinct from d 1 or equal to it, depending on whether d 2 = d 1 . It happens that such specification is realisable by the identity. To check for realisability of DRA ∅ -specifications with r-registers, we show that it suffices to target transducers with r registers only.
Proposition 5. Let S be a specification defined by a DRA ∅ with r registers. If S is realisable by a register transducer, then it is realisable by a transducer with r registers.
. From S, we extract a transducer I realising S with R S registers, using I as a guide to make choices for the output. To this end, we simulate I synchronously with S. However, we cannot properly simulate I, since we only have R S registers, which are used to simulate S. Instead, we keep constraints in memory.
Constraints A constraint represents the equality relations between the registers in R S and those in R I (note that such idea is pervasive in the study of registers automata, e.g. to recognise the projection over finite labels). Thus, a constraint is a subset C ⊆ R S × R I , which is intended to be a set of equalities between the content of registers in R S and in R I , as formalised later in property 5. Then, knowing tests tst S , tst I and assignments asgn S , asgn I performed by S and I respectively allows to update the constraints: we define
For instance, assume R I = {r 1 , r 2 } and R S = {s 1 , s 2 }, and at some point in a run, we have
C is an exhaustive list of equalities). Now, S reads some data d which satisfies the tests tst S = {s 1 } in S and tst I = ∅ in I (such tests are consistent because s 1 = r 1 , r 2 ), and conducts assignments asgn S = ∅ and asgn I = {r 2 }. Then, on the one hand, s 1 = r 2 (both contain d), and on the other hand s 2 = r 1 (since the content of those registers did not change). Moreover, r 1 = r 2 since r 2 has been reassigned and s 1 = r 1 still holds. This is represented by the set of constraints C = {(s 1 , r 2 ), (s 2 , r 1 )}, and indeed, next(C, {s 1 }, ∅, ∅, {r 2 }) = C .
Abstracting the behaviour of I modifies its language (it somehow simplifies it), but we will see that what we build is still an implementation.
23:9 Definition of I We build
whenever there exist the following transitions of S and I:
such that, for some fixed arbitrary order on R S , we have:
of some relational data word common to I and I for each run of I (which is also a run of S). This is sufficient to conclude that I realises S, because then each run of I , interpreted as a run of S, is accepting. Then, items (iii) and (iv) ensures the same property as item (i) does, but this time on output positions.
We shall see that for a transition t such that (q S , q I , C) is accessible on some finite input data word, t , D) , there exists a unique sequence of transitions ρ in I , a unique output data word u o ∈ DW(Σ o , D) (we denote u = u i , u o ) and a w ∈ L(I) such that:
1. ρ I is the run of I over w 2. ρ S is the run of S over w 3. ρ is the run of I over u 4. ρ S is the run of S over u Note that the above properties imply lab(u) = lab(w), but it can be that u = w, which is consistent with the observations we made. Let us show that they entail the result we need: let u i ∈ DW(Σ i , D) be some input data word. By property 3, f I (u i ) exists and is unique, so I has total domain. Now, by denoting ρ S the run of S over u = u i , f I (u i ) , we know by property 2 that there exists w ∈ L(I) such that ρ S is the run of S over w. Then, ρ S is accepting because I realises S so w ∈ L(S), hence u ∈ L(S). Thus, I realises S.
The proof of properties 1-4 is rather technical, and can be found in Appendix A.
Such result allows us to reduce unbounded synthesis to bounded synthesis for DRA ∅ . Bounded synthesis is in ExpSpace for DRA (Thm. 13) and is the topic of the next section. 
5
Bounded Synthesis: A Generic Approach
In this section, we study the setting where target implementations are register transducers in the class RT[k], for some fixed k ≥ 0. We prove the decidable cases of the first line of Table 1 (page 3), by reducing the problems to realisability problems for data-free specifications.
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Abstract Actions We reduce the problem to a finite alphabet problem. Since we synthesise k-register transducers, we take the input and output actions of the transducers as symbols of our finite input and output alphabets. Let R k = {1, . . . , k} and Tst k = Asgn k = 2 R k . The finite input actions are A k i = Σ i × Tst k which corresponds to picking a label and a test over the k registers, and the output actions are A k o = Σ o × Asgn k × R k , corresponding to picking some output symbol, some assignment and some register whose content is to be output.
An alternating sequence of actions a = (σ
ω abstracts a set of relational data words of the form w = (σ
and for all
Note that this sequence is unique if it exists. We denote by Comp(a) the set of relational data words compatible with a. Given a specification S, we let W S,k = {a | Comp(a) ⊆ S}. The set W S,k can be seen as a specification over the finite input (resp. output) alphabets A
Proposition 7 (Transfer). Let S be a data word specification. The following are equivalent:
S is realisable by a transducer with k registers.
The (data-free) word specification W S,k has universal input domain and, if the latter holds, W S,k is realisable by a (register-free) finite transducer.
Proof. Let T be a transducer with k registers realising S. The transducer T can be seen as a finite transducer T over input alphabet
A k i and output alphabet A k o . Moreover,
since the transition function of T is total, it is also the case of T (this is required by the definition of transducer defining implementations), and hence its input domain is universal.
First, assume by contradiction that W S,k has not a universal domain, i.e. there exists i ∈ A 
. . is a run of T on w, where t j is the transition (q j−1 , i[j], o[j], q j ). Hence, w ∈ S, since T realises S, contradicting w ∈ S.
Now, since W S,k has universal domain, the realisability problem of W S,k is well-defined, and we shall see that indeed, W S,k is realisable by T , i.e. L(T ) ⊆ W S,k . Take a sequence a = a 1 e 1 a 2 e 2 · · · ∈ L(T ). We show that Comp(a) ⊆ S. Let w ∈ Comp(a). Then, there exists a run q 0 q 1 q 2 . . . of T on a since a ∈ L(T ). By definition of compatibility for w, there exists a sequence of register configurations
ω satisfying the conditions in the definition of compatibility. From this we can deduce that (q 0 , τ 0 ) (q 1 , τ 1 ) .
. . is an initial sequence of configurations of T over w, so w ∈ L(T ). Finally, L(T ) ⊆ S, since T realises S.
Conversely, suppose that W S,k is realisable by some finite transducer T over the input (output) alphabets A
. Again, the transducer T can be seen as a transducer with k registers over data words. Note that the definition of a transducer requires that its transition relation is total. This is ensured by the fact the input domain of the implementation defined by T is universal. We show that T realises S, i.e.
, L(T ) ⊆ S. Let w ∈ L(T ). The run of T over w induces a sequence of actions a in (A
ω which, by definition of compatibility, satisfies w ∈ Comp(a). Moreover, a ∈ L(T ). Hence, since T realises W S,k , we get Comp(a) ⊆ S, so w ∈ S, concluding the proof.
The case of URA specifications
In this section, we fix k ≥ 0 the number of registers of the target implementations. We show that for any S a data word specification given as some URA, the language W S,k is effectively ω-regular, entailing the decidability of REAL(URA, RT[k]), by Proposition 7 and the decidability of (data-free) synthesis. Let us first prove a series of intermediate lemmas.
We define an operation ⊗ between relational data words w ∈ RW(Σ i , Σ o , D) and sequences of actions a ∈ (A
Proof. We define an NRA with k registers which roughly follows the actions it reads on its input. Its set of states is {q} ∪ Asgn R , with initial state q. In state q, it is only allowed to read labelled-data in A k i × D. On reading (σ i , tst, d), it guesses some assignment asgn, goes to state asgn, performs the test tst and the assignment asgn. In any state asgn ∈ Asgn R , it is only allowed to read labelled-data of the form (σ o , asgn, r, d), for which it tests whether d is equal to the content of r. It does no assignment and moves back to state q. All states are accepting. This NRA has constant size O(2
Let S a specification defined by some URA A S with set of states Q. The following subset of L k is definable by some NRA, where S denotes the complement of S:
Proof. Since S is definable by the URA A S , S is NRA-definable with the same automaton, denoted now A S , interpreted as an NRA. Let B be some NRA defining L k (it exists by Lemma 8) . It now suffices to take a product of A S and B to get an NRA defining L S,k .
Given a data word language L, we denote by lab(L) = {lab(w) | w ∈ L} its projection on labels. The language W S,k is obtained as the complement of the label projection of L S,k :
ω . We have a ∈ W S,k iff Comp(a) ⊆ S iff it is not the case that there exists w ∈ Comp(a) ∩ S, iff it is not the case that there exists w ⊗ a ∈ L S,k , iff it is not the case that a ∈ lab(L S,k ) iff a ∈ lab(L S,k ).
We are now able to show regularity of W S,k . , and with O(r + k) registers. It is known that the projection on the alphabet of labels of a language of data words recognised by some NRA is effectively regular [8] . The same construction, which is based on extending the state space with register equality types, carries over to ω-words, and one obtains a non-deterministic Büchi automaton with O(n.4
Lemma 11. Let
states recognising lab(L S,k ). It can be complemented into a deterministic parity automaton
) states and O(n.4 (r+k)
2 ) priorities using standard constructions [12] .
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We are now able to reprove the following result, known from [9] :
Proof. By Lemma 11, we construct a deterministic parity automaton P S,k for W S,k . Then, according to Proposition 7, it suffices to (i) check whether W S,k has universal input domain, and then (ii) check whether it is realisable by a (register-free) transducer. To check the first step, we want to check whether the language L = {u ∈ (A
and it is recognisable by a Büchi automaton of exponential size (proof of Lemma 11), which can be turned, using universal transitions, into an alternating Büchi automaton of same size recognising L, whose emptiness can be checked in PSpace using standard algorithms. Overall, the complexity of step (i) is ExpSpace.
Second step is decidable by Theorem 1. The way to decide it is to see P S,k as a two-player parity game and check whether the protagonist has a solution. It is well-known that parity games can be ).
By using similar techniques, we can slightly improve the latter complexity result when the automaton is deterministic (the proof can be found in Appendix B):
The case of test-free NRA specifications
Unfortunately, by Theorem 3, the synthesis problem for specifications expressed as NRA is undecidable, even when the number of registers of the implementation is bounded. And indeed, if we mimic the reasoning of the previous section, Lemma 10 does not allow to conclude because L S,k is definable by a URA but the string projection of a URA is not ω-regular in general. E.g.,
which consists in a word w ∈ r n with pairwise distinct data followed by a word w ∈ g m which contains at least all the data of w (it is over finite words for simplicity but can be extended to ω-words). L is recognised by the URA which, on reading (r, d i ), universally triggers a run checking that 1. once a label g is read, only gs are read 2. (r, d i ) does not appear again 3. (g, d i ) appears at least once. Now, it is readily seen that lab(L) = {r n g m | m ≥ n}, which is not regular.
Thus, in this section, we consider a restriction on NRA which do not perform tests on input data. A test-free register automaton is a tuple A = (
Such a register automaton reads two labelled data at once. In a configuration (q, τ ), when reading (
, it can fire any transition of the form (q, σ i , asgn, r, σ o , q ) ∈ δ such that τ (r) = d o and move to configuration (q , τ ) where τ = next(τ, asgn, d i ). It is easily seen that a test-free register automaton can be converted into a proper register automaton, justifying its name. Such automata will be interpreted by a non-deterministic Büchi acceptance condition; we denote the class NRA tf 5 . It is not clear whether W S,k is regular for such specifications, but we show that it suffices to consider another set denoted W tf S,k which is easier to analyse (and can be proven regular), and based on the behaviour of S over input with pairwise distinct data. The intuition behind restricting to such case is that NRA tf cannot conduct test on input data, so they behave the same on an input word whose data are all distinct, and such choice ensures that two equal input data will not ease the task of the implementation. An interesting side-product of this approach is that it implies that we can restrict to test-free implementations. A test-free transducer is a transducer whose transitions do not depend on tests over input data; formally δ :
In the following, we let AllDiff denote the set of relational data words whose input data are pairwise distinct: AllDiff = {w = (σ
Proposition 14. Let S be a NRA tf specification. The following are equivalent:
is realisable (by a register-free transducer) (iii) S is realisable by a test-free transducer
Proof. (i) ⇒ (ii): If S is realisable, then by Proposition 7 W S,k has total domain and is realisable by some transducer I. Now, since transducers are closed under regular domain restriction, W
(ii) ⇒ (iii): Intuitively, NRA tf can only rearrange input data (duplicate, erase, copy) regardless of the actual data values (as there are no tests), so its behaviour on AllDiff determines its behaviour on the entire domain. This can be formalised precisely through a notion of data origins given a run (this notion is also made explicit in [4] ).
To a run ρ = q 0 Proof. (i) and (iii) follow from the semantics of NRA tf , which do not conduct any test on the input data. The ⇐ direction of (ii) is exactly (i). Now, assume w ∈ AllDiff admits ρ as a run, and let o such that w |= o. Then, let j ≥ 1 be such that dt(out(w) [ 
Now, assume W tf S,k is realisable by some transducer I. We show that I, when ignoring the ∅ input tests, is actually an implementation of S. Thus, let I be the same transducer as I except that all input transitions (σ i , ∅) are now simply labelled σ i . Note that I , interpreted as a register transducer, is test-free. Let w ∈ DW, and a i = lab(w) × ∅ ω be the input action in A ω and I realises W tf S,k ). Then, since lab(w) = lab(w ), they admit the same run ρ I in I, so w, w |= o ρ I . Then, w ∈ S, so it admits an accepting run ρ S in S, which implies w |= o ρ S . Moreover, w ∈ AllDiff so, by Lemma 15 (ii), we get o ρ I = o ρ S . Therefore, w |= o ρ S , so, by (iii), w admits ρ S as a run, i.e. w ∈ S. Overall, L(I) ⊆ S meaning that I is a (test-free) implementation of S. End of proof of Prop. 14 
, and the projection of a NRA over some finite alphabet is regular [8] .
Overall, by Prop. 7 and Thm. 1, we get (the complexity analysis is the same as for URA):
) is decidable and in 2ExpTime.
Discussion and Conclusion
In this paper, we have given a picture of the decidability landscape of the synthesis of register transducers from register automata specifications, for natural acceptance conditions such as deterministic Büchi, non-deterministic Büchi and universal co-Büchi. Our complexity results still hold if we take parity conditions, with the same proofs. We have also introduced and studied test-free NRA, which do not have the ability to test their input, but still have the power of duplicating, removing or copying the input data to form the output. We have shown that they allow to recover decidability in presence of non-determinism, in the bounded case. We leave open the unbounded case, which we conjecture to be decidable. As future work, we want to study synthesis problems for specifications given by logical formulae, for decidable data words logics such as two-variable fragments of FO [2, 14, 3] . We conclude by some discussion about a strong assumption we made, and which is also implicitly made in [5, 9] , about the input domain of the specification S : it is assumed to be universal, i.e. to contain all possible data words. While such an assumption is not harmful in general for synthesis over finite alphabets, because the domain, being regular, can always be completed into a total domain, it is not the case for register automata, as they are not closed under complement in general. Given some NRA, some URA or even some DRA, checking this assumption, i.e. whether it defines a specification of universal domain is undecidable. This can be shown from the undecidability of universality for NRA, and by encoding NRA-languages as input domain of NRA-, and even DRA-specifications. The realisability problem can also be defined when specifications do not have universal input domain, by equipping transducers with acceptance condition and by asking that to realise a specification, a transducer must additionally have the same input domain as the specification. This relaxed setting of course preserves undecidability results but also turns decidability results into undecidability ones. For instance, bounded synthesis of URA then becomes undecidable. Consider some unrealisable URA specification S u and the following specification S mapping w 1 #w 2 to w 1 #w 2 such that (w 2 , w 2 ) ∈ S u , defined only when w 1 is a finite data word accepted by some URA A. Clearly, S is URA-definable and realisable iff its domain is empty, i.e. L(A) = ∅. However, emptiness of URA is an undecidable problem. 6 Since RA for specifications do not conduct assignments on the output, it is not necessary to take into account the register configurations associated with output states, because they are equal to the ones associated with the input states (i.e. for all j ∈ N, τ
. Moreover, it allows to consider the same index j for τ S and τ I , which makes the proof more readable. 7 We defined those properties for infinite sequences, but they are defined analogously for finite ones. 
Property 5
Before examining what happens for the output, we need to show that property 5 holds at step j. Actually, this directly follows from the semantics of register automata and register transducers. Indeed, after executing assignments asgn 
By property 5, we get tst 
B
Proof of Theorem 13
Proof. We first define a DRA with k + 1 registers and O((k + 1) k+1 ) states recognising L k = {w ⊗ a | w ∈ Comp(a)}. It roughly follows the actions it reads on its input. The only difficulty is that it has to decide where to assign the input data before actually receiving asgn (this is easily done with a NRA by guessing the assignment in Lemma 8 but we need a DRA here). To do so, it systematically stores the input data, using its additional register as a buffer, and maintains the relation between its registers and the one of the hypothetical transducer it simulates in its states as a function γ : R k → R k+1 , in the spirit of what is done to convert multiple-assignment RA to single-assignment ones [8] .
Thus, its set of states is {i} × R ∈ γ(R k ) (such r exists because |R k+1 | > |R k |, and its choice can be made canonical by taking for instance the register with minimal index), and transitions to the state (o, γ, r). Note that remembering r is not strictly necessary since it can be inferred from γ, but it eases our presentation. In any state (o, γ, r), it is only allowed to read labelled-data of the form (σ o , asgn, r , d). Let γ be such that γ (r ) = r if r ∈ asgn and γ (r ) = γ(r ) otherwise. The DRA then checks whether d is equal to the content of γ (r ). It does no assignment and moves to state (i, γ 2 ) by adding equality types. Interpreted with a co-Büchi acceptance condition, it recognises the complement W S,k = lab(L S,k ) (Lemma 10). Thus, checking that W S,k has universal domain is doable in ExpSpace, as for URA.
Finally, deciding whether W S,k is realisable can be done by solving a co-Büchi game, which is doable in time O(m 2 ) (this is a parity game with 2 priorities), where m is the number of states of the game. Here, the number of states being exponential, the problem is solvable in exponential time, more precisely O(n 2 16
(r+k)
